HCPL-7710
40 ns Propagation Delay, CMOS Optocouplers
Currently Viewing:
Overview
Available in an 8-pin DIP package style, the HCPL-7710 high speed optocoupler utilizes the latest CMOS IC technology to achieve outstanding performance with very low power consumption. It requires only two bypass capacitors for complete CMOS compatibility.
Basic building blocks of the HCPL-7710 are a CMOS LED driver IC, a high speed LED and a CMOS detector IC. A CMOS logic input signal controls the LED driver IC which supplies current to the LED. The detector IC incorporates an integrated photodiode, a high-speed transimpedance amplifier, and a voltage comparator with an output driver.
Features
- 5 V CMOS Compatibility
- 8 ns max. Pulse Width Distortion
- 20 ns max. Prop. Delay Skew
- High Speed: 12 MBd
- 40 ns max. Prop. Delay
- 10 kV/us Minimum Common Mode Rejection
- -40 to 100 degrees C Temp. Range
- Safety and Regulatory Approvals:
CSA Component Acceptance Notice #5
IEC/EN/DIN EN 60747-5-2 - VIORM = 630 Vpeak for option 060
- Options available are:
300 = Gull Wing Surface Mount Option
500 = Tape and Reel Packaging Option
XXXE = Lead Free Option
Applications
- Digital Fieldbus Isolation: DeviceNet, SDS, Profibus
- AC Plasma Display Panel Level Shifting
- Multiplexed Data Transmission
- Computer Peripheral Interface
- Microprocessor System Interface
Lifecycle Status
Active
Substance Compliance
-
RoHSPb & Pb-free options available
Specifications
| Specification | Value |
|---|---|
| Lifecycle | Active |
| Distrib. Inventory | Yes |
| CMR (min.) (V/µs) | 10000.0 |
| Vcm (V) | 1000.0 |
| RoHS6 Compliant | Pb & Pb-free options available |
| Package | 300mil DIP-8 |
| Product Type | High Speed CMOS Logic Gate |
| Prop Delay (tPHL) Max. (µs) | 40.0 |
| Prop Delay (tPLH) Max. (µs) | 40.0 |
| PWD (max.) | 8 |
| VDD (V) | 5 |
| UL Insulation Rating Viso (VRMS) | 5000.0 |
| IEC Maximum Working Insulation Voltage Viorm (VPEAK) | 630 |
| Data Rate | 12.5 |
Documentation
Optional
ACPL-072L-000E
3.3V/5V High Speed CMOS Optocoupler